



(22) Date de dépôt/Filing Date: 2001/12/05

(41) Mise à la disp. pub./Open to Public Insp.: 2002/06/12

(30) Priorité/Priority: 2000/12/12 (00 16146) FR

(51) Cl. Int.⁷/Int. Cl.⁷ H04L 12/56, H04L 12/24


(71) Demandeur/Applicant:
AIRBUS FRANCE, FR

(72) Inventeur/Inventor:
MAO, JEAN-PIERRE, FR

(74) Agent: GOUDREAU GAGE DUBUC

(54) Titre : PROCESSUS ET DISPOSITIF POUR LA TRANSMISSION DETERMINISTE PAR PAQUETS DE DONNEES
ASYNCHRONES

(54) Title: PROCESS AND DEVICE FOR DETERMINISTIC TRANSMISSION OF ASYNCHRONOUS DATA IN PACKETS



(57) Abrégé/Abstract:

The present invention concerns a deterministic transmission process for asynchronous data in packets, in which the data arriving in asynchronous manner is stored in buffers (11) and when it arrives, the said process comprising the following stages: - reception of data contained in a set of buffers in one of several packeting modules (13), start of packeting, packeting with sorting and enhancement of data, end of the packeting, and sending of the made-up packet, - stoppage of the packet composition during realization in a packeting module (13) when a message composition module (15) needs this packet, transmission of the packet thus made up, start of the realization cycle of a new packet, - recovery one after another of the packets thus created, in a predefined order, in the message composition module (15), - setting the message, made up in the message composition module (15) in the electrical format in the protocol used for the transmission. The invention also concerns a device for deterministic transmission of asynchronous data in packets.

ABSTRACT

The present invention concerns a deterministic transmission process for asynchronous data in packets, in which the data arriving in asynchronous manner is stored in batteries (11) as and when it arrives, the said process comprising the following stages:

- reception of data contained in a set of batteries in one of several packeting modules (13), start of packeting, packeting with sorting and enhancement of data, end of the packeting, and sending of the made-up packet,

- stoppage of the packet composition during realization in a packeting module (13) when a message composition module (15) needs this packet, transmission of the packet thus made up, start of the realization cycle of a new packet,

- recovery one after another of the packets thus created, in a predefined order, in the message composition module (15),

- setting the message, made up in the message composition module (15) in the electrical format in the protocol used for the transmission.

The invention also concerns a device for deterministic transmission of asynchronous data in packets.

Figure 5

**PROCESS AND DEVICE FOR DETERMINISTIC TRANSMISSION OF
ASYNCHRONOUS DATA IN PACKETS**

DESCRIPTION

5

Technical field

The present invention concerns a process and
device for deterministic transmission of asynchronous
10 data in packets.

Status of the previous technique

In devices of the prior art for deterministic
15 transmission of asynchronous data in packets, the
acquisition device and data acquired by this device are
asynchronous. Data packeting is made according to an
inherent sequencing. A packet corresponds to one or
several acquired data processed with or without
20 wrapping, the wrapping being made up of a heading and
an end. The number of data transmitted in the output
message corresponding to a packet is defined according
to two criteria:

- . the number of data is restricted:
25 - it is always the same, or
 - the maximum is specified
- . the distribution of data is positioned
temporally in an equally-timed manner or not.

30 In the first example of data transmission from a
packet i in the output message, as illustrated in

figure 1, the number of data M_i is always the same, and distributed in an equally-timed manner (T_i equal delays).

5 In the second example of data transmission from a packet i in the output message, as illustrated in figure 2, the maximum number of data M_i is always the same, it is M_{xTxi} over an identified period of time T_{xi} , and distributed unequally-timed (T_{xi} variable delays) - M_{xTxi} varies at each T_{xi} , with $M_{xTxi} \leq M_i$.

10

In the field of data acquisition and telemetry of flight testing installations, the numerical or digital data, conveyed on continuous and cyclic messages, issued by acquisition and processing systems of the prior art is stored in the FIFO (First in - First out) batteries as and when it arrives. The data arrives in a totally asynchronous manner.

20 A module for packeting facilitates placing certain data from these FIFO batteries according to a predefined order. It also facilitates enhancing this data with elements of the relative date calculation type, data identification, and formatting of data, etc. A packet thus obtained is therefore a group of data with a precise format and containing data in a precise order.

25

A module for packeting operates according to the following succession of stages:

- 1) reception of data contained in the FIFO batteries (dump),
- 30 2) start of packeting,
- 3) packeting, with sorting and data enhancement,

4) end of packeting,

5) sending of the packet to a message composition module.

This message composition module recovers, one
5 after the other, the packets created by the packeting modules. A message is then made up of successive packets in a predefined order.

A formatting module then facilitates setting the message in electrical format in the protocol used for
10 the transmission.

The operating cycle of the packeting module is self-sustaining. When the message composition module needs a packet, it sends a request to the packeting module which transmits the packet if it is made up,
15 i.e. if stage 4 is finished. If not, it sends nothing or else an empty packet so as not to block the message composition module. The data is transmitted via the various stages 1 to 5 - the data arrives, it is put into packets by a self-sustaining device which has its
20 own life, as it is only transferred in the message if the packet is ready. The message can contain no data, solely because the packeting has not been finished.

In these devices of the prior art, the data conveyed on the messages is at fixed slots in time.
25 They are PCM (Pulse Coded Modulation) type messages which meet the IRIG106 standard. The formalism of packeting, as a packet can be made up of one datum, is standardized. On the other hand, this standard stipulates nothing on the transmission time of the
30 packets. It is the same for the CE83 and CCSDS standards.

As illustrated in figure 3, the data and transmission in the output message are asynchronous, the transmission time TT therefore varies between the time of packeting TP and a duration $2*TP$ equal to twice this time, as the transmission time in the output message TMS is such that $TMS < TP$.

The aim of the invention is to mitigate the disadvantages of devices of the prior art, by enabling:

- 10 - transmission of the maximum amount of data in the output message,
- controlling transmission time of the acquired data,
- having the greatest possible ratio for the
- 15 number of acquired/wrapped data in the packet.

Summary of the invention

The invention concerns a process of deterministic transmission of asynchronous data in packets, in which data arriving asynchronously is stored in batteries as and when it arrives, the said process being typified in that it comprises the following stages:

- reception of data contained in a set of
- 25 batteries in one of several packeting modules, start of packeting, packeting with sorting and enhancement of data, end of packeting and sending of the packet made up,
- stoppage of the packet make-up in the course of
- 30 realization in a packeting module when a message composition module needs this packet, transmission of

the packet thus made up, start of the realization cycle of a new packet,

- recovery, one after another, of packets thus created in a predefined order in the message composition module,

- setting the message, compiled in the message composition module, in the electrical format in the protocol used for the transmission.

In this process, a packeting module which is no longer self-sustained is used.

In this process, as soon as the message composition module requests a packet, it receives the latter for it is this module that controls the packeting cycle.

Contrary to devices of the prior art in which the messages are only compiled with "well finished" packets (with the risk of having empty packets), in the process of the invention each message carries packets perhaps "less well finished" but all the data which can be, is transmitted as soon as transmission is requested. The timing cycle of datum between input and output of a device implementing this process is therefore controlled.

The invention also concerns a device of deterministic transmission of asynchronous data in packets comprising:

- at the least one input module receiving the input data,

- batteries receiving numerical data stemming from this input module,

- several packeting modules each connected to at least one battery,
- at the least one control module for battery dump monitored by at least one packeting module,
- 5 - a message composition module receiving the outputs of all the packeting modules, which can send an order of end of packet make-up to each one,
- a module for formatting packets,
- an output module capable of issuing each made-up
- 10 packet on a transmission line.

The process and the device of the invention can be used notably in data acquisition and real-time processing systems for test installations for new

15 aeroplanes. The solution proposed in the invention for such systems offers the following advantages. To follow vibration (or flutter) tests which are very dangerous for a plane, it is essential to perfectly control the transmission time TT, as the useful acquired data must

20 be given to a specialist with a delay TT either less than 100ms, or parameterized depending on the type of test. With the solution stipulated in the invention $TT = TP$, while in the devices of prior art $TP < TT \leq 2 * TP$ on the assumption that $TMS < TP$. The objectives are

25 therefore optimized with the solution of the invention. In fact, at fixed TT, TP is greater with the recommended solution than with the solution of devices of the prior art.

30 **Short description of the drawings**

- Figures 1 and 2 illustrate two examples of transmission of data from a packet, in a device of the prior art.

- Figure 3 illustrates an example of operation of
5 a device of the prior art.

- Figure 4 illustrates the operation of the process of the invention.

- Figure 5 illustrates the device of the invention.

10 - Figure 6 illustrates an example of operation of the device of the invention illustrated in figure 5.

- Figures 7 and 8 illustrate an example of realization for an acquisition of arinc429 bus using respectively a device of the prior art and the device
15 of the invention.

Summary of realization methods

The process of deterministic transmission of
20 asynchronous data in packets of the invention in which data arriving asynchronously is stored in FIFO batteries as and when it arrives, comprises the following stages:

- reception of data contained in the batteries,
- 25 - start of packeting,
- packeting with sorting and enhancement of data,
- end of packeting,
- sending of the packet to a message composition module which recovers the packets created one after
30 another, in a predefined order,

- and, when this message composition module needs a packet:

- . stoppage of make-up of the packet in the course of realization,
- 5 . transmission of the packet thus made up,
- . start of the realization cycle of a new packet.

As illustrated in figure 4, the process of the invention consists in synchronizing the start and end of packet make-up in relation to their transmission in the output message - TMS being the transmission time in the output message, TP the packeting time and TT the transmission time with $TT = TP + TMS$. The solution
15 obtained with $TP \gg TMS$ advantageously meets the previously specified objectives.

For an identified packet, the packeting limits the number of acquired data to a figure x . If during the
20 time TP, there are $x + m$ data to be packeted, m data is then lost.

The device of the invention, illustrated in figure 5, comprises:

- 25 - at the least, one input module 10 receiving input data, for example a digital bus BN and analog data DA,
- at the least a set of batteries 11 receiving digital data coming from this input module, possibly
30 through an analog/digital converter 12, connected to at least one packeting module 13,

- at the least one control module for battery dump
14 monitored by at least one packeting module 13,

- a message composition module 15 receiving the
outputs of all the packeting modules 13, which can send
5 an order of end of packet make-up to each one,

- a module for formatting packets 16,

- an output module 17 capable of issuing each
made-up packet on a transmission line 18.

10 In the device of the invention, the digital or
digitized data is stored in the FIFO batteries 11 as
and when it arrives. The data arrives in a totally
asynchronous manner - seen from the device its arrival
is random.

15 The role of each packeting module 13 is to place
certain data from the batteries 11 according to a
predefined order. It can also enhance this data with
elements of the relative date calculation type, data
identification and formatting of the data. A packet is
20 therefore a group of data with a precise format and
containing data in a precise order.

As described previously, each packeting module 13
operates according to the following cycle:

1) reception of the data contained in the
25 batteries,

2) start of the packeting,

3) packeting with sorting and enhancement of the
data,

4) end of the packeting,

30 5) sending of the packet to the message
composition module.

What differentiates the device of the invention from devices of the prior art is the way in which each task 1 to 5 is triggered.

The message composition module 15 recovers the
5 packets created by the successive packeting modules 13 one after the other in a predefined order.

The operating cycle of this module 13 is not self-sustaining. When the message composition module 15
10 needs a packet, it sends the request. This stops make-up of the packet in the course of realization. It transmits the packet thus made up then starts the realization cycle of a new packet.

The formatting module 16 is responsible for
15 setting the message 15 in electrical format in the protocol used for the transmission (recognised function and realization).

In an example of operation, the device of the
20 invention comprises three packeting modules 13. The make-up of packets that they generate (P1, P2 and P3 respectively) is unimportant (data sorting, enhancing, etc.). As illustrated in figure 6, a message is made up of the succession of three packets - P1 followed by P2
25 followed by P3 - which are transmitted by the message composition module 15 to the formatting module 16, TP being the packeting time. In this example wrapping elements are not taken into consideration (start of frame, end of frame, checksum, etc.) realized by the
30 formatting module 16.

At present an example of realization will be considered which is an acquisition of arinc429 bus on the assumption that $TMS \ll TP$, TCB being the bus cycle time, the number of data always being the same, and distributed in an equally-timed manner:

- figure 7 illustrates operation of a device of the prior art,

- figure 8 illustrates operation of the device of the invention as described above.

10

The advantages of the solution proposed by the invention as compared with devices of the prior art are shown in Table 1 at the end of the description. The device of the invention meets the objectives defined previously and reveals a very significant gain as compared with the devices of the prior art.

Table 1

20

Output message for the time window TT	Device of the prior art	Device of the invention	Device of the prior art - Device of the invention/Device of the invention => gain
Number of data	18	11	64%
Number of wrappings	2	1	100%

CLAIMS

1. Process for deterministic transmission of asynchronous data in packets, in which data arriving asynchronously is stored in batteries (11) as and when it arrives, the said process being typified in that it comprises the following stages:
- reception of data contained in a set of batteries in one or several packeting modules (13),
10 start of packeting, packeting with sorting and enhancement of data, end of packeting and sending of the made-up packet,
 - stoppage of packet make-up in the course of realization in a packeting module (13) when a message
15 composition module (15) needs this packet, transmission of the packet thus made up, and start of the realization cycle of a new packet,
 - recovery one after another of the packets thus created, in a predefined order, in the message
20 composition module (15),
 - setting of the message, made up in the message composition module (15) to the electrical format in the protocol used for the transmission.
- 25 2. Device for deterministic transmission of asynchronous data in packets comprising:
- at the least one input module (10) receiving the input data,
 - batteries (11) receiving digital data coming
30 from this input module,

- several packeting modules (13) each connected to at least one battery (11),
- at the least one control module for battery dump (14) monitored by at least one packeting module (13),
- 5 - a message composition module (15) receiving the outputs of all the packeting modules (13) and able to send to each of them an order for end of packet make-up,
- a module for formatting packets (16),
- 10 - an output module (17) capable of issuing each made-up packet on a transmission line (18).

3. Use of the process according to claim 1, in data acquisition and real-time processing systems for
15 test installations of new aeroplanes.

1 / 3




FIG. 1




FIG. 2




FIG. 3

2 / 3




FIG. 4




FIG. 5

3 / 3




FIG. 6




FIG. 7




FIG. 8

